Espressif Systems /ESP32-H2 /PARL_IO /RX_MODE_CFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RX_MODE_CFG

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RX_EXT_EN_SEL 0 (RX_SW_EN)RX_SW_EN 0 (RX_EXT_EN_INV)RX_EXT_EN_INV 0RX_PULSE_SUBMODE_SEL 0RX_SMP_MODE_SEL

Description

Parallel RX Sampling mode configuration register.

Fields

RX_EXT_EN_SEL

Configures rx external enable signal selection from IO PAD.

RX_SW_EN

Set this bit to enable data sampling by software.

RX_EXT_EN_INV

Set this bit to invert the external enable signal.

RX_PULSE_SUBMODE_SEL

Configures the rxd pulse sampling submode. 4’d0: positive pulse start(data bit included) && positive pulse end(data bit included) 4’d1: positive pulse start(data bit included) && positive pulse end (data bit excluded) 4’d2: positive pulse start(data bit excluded) && positive pulse end (data bit included) 4’d3: positive pulse start(data bit excluded) && positive pulse end (data bit excluded) 4’d4: positive pulse start(data bit included) && length end 4’d5: positive pulse start(data bit excluded) && length end

RX_SMP_MODE_SEL

Configures the rxd sampling mode. 2’b00: external level enable mode 2’b01: external pulse enable mode 2’b10: internal software enable mode

Links

() ()